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Abstract−The design and implementation of a CMOS 
continuous-time follow−the−leader−feedback (FLF) filter is 
described. The filter is implemented using a fully−differential 
linear, low voltage and low power consumption operational 
transconductance amplifier (OTA) based on a source 
degeneration topology. PSpice simulations using a standard 
TSMC 0.18µm CMOS process with 2V power supply have 
shown that the cut-off frequency of the filter ranges from 
55MHz to 160MHz and dynamic range is about 45dB. The 
group delay is less than 5% over the whole tuning range; the 
power consumption is only 9mW. 
I. INTRODUCTION 
The rapid development of battery−operated portable 
systems and the continuous increase of the number of 
different circuits and functions realized on the same chip 
force a reduction in power consumption. In analog circuit 
design, supply voltage reduction often implies major 
modifications of the circuit configuration, since the most 
important analog parameters (like speed, linearity and 
dynamic range) are strongly dependent on the supply 
voltage. For the case of computer hard disk drive (HDD), 
high-frequency continuous−time filters with a wide 
frequency tuning range are required. The linearity and 
dynamic range need not be very high (typically 40dB for 
both parameters) [1]. Read channel filters should also have 
programmable gain and linear phase response to equalize 
data pulses and minimize pulse peak shift in time, 
respectively. The amount of equalization and the filter group 
delay must be independent of each other. To achieve high 
speed, low voltage operation and low power consumption the 
most popular solution is the Gm−C type due to its open−loop 
structure. Several integrated continuous-time filters with 
high cut−off frequencies and low power consumption have 
been realized successfully and used for read/write channels 
in hard disk drive systems [2−6]. They are either based on 
cascade or MLF leap−frog (LF) structures. However, the 
work has shown that cascade structures possess higher 
magnitude sensitivity; filters based on simulation of passive 
LC ladders are not suitable for read channel applications, as 
they cannot realize real zeros; MLF LF structures possess 
higher phase sensitivity. Analog signal processing in current 
domain can offer advantages for many applications and 
current-mode continuous-time filters have received much 
attention. For current signal processing and filtering, circuits 
are normally based on current integrators, current amplifiers, 
and current feedback, with current inputs to circuit nodes and 
current outputs from OTA output terminals. We design linear 
phase low−pass filters with gain boost using a current-mode 
MLF follow-leader-feedback filter structure, which has not 
previously been used for HDD applications. The filter 
designed has some advantages; especially it has achieved a 
low power consumption compared with others published 
designs. In this paper, our design is targeted for a cut−off 
frequency of 150MHz with accurate linear phase and gain 
boost.  
The design of a fully-balanced two input four output 
OTA is discussed in Section II. Filter architecture and 
synthesis are described in Section III. The simulation results 
are given in Section IV, and finally conclusions are given in 
Section V.   
II. FULLY−BALANCED OPERATIONAL 
TRANSCONDUCTANCE AMPLIFIER 
The OTA (operational transconductance amplifier) is the 
dominant building block for many of the high frequency 
active circuit design techniques in use today. The OTA 
frequency and linearity characteristics directly impact on the 
filter performance. In this section we describe the 
development of a two input four output OTA. Multiple 
output OTA (MO−OTA) structures have been described in 
[7]. However, there are two drawbacks of these structures. 
Firstly, greater excess phase occurs due to having multiple 
output stages connected to a single input stage. Therefore, 
we add another input stage in parallel to reduce excess phase. 
Secondly, there is an internal node; the parasitic poles due to 
this affect the group delay response of the filter. This is an 
inherent challenge in two stage OTA design.  
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The presented OTA is shown below; the sources of the 
input transistors are connected to their substrate, which is a 
common P−well to prevent body effects. The presented 
structure uses two parallel differential pairs in the input stage. 
The output stages consist of eight current mirrors. The input 
stage currents are differentially mirrored through P-type 
current mirrors M10,12  M11,13  M14,16  M15,17 and N-type 
current mirrors M18,20  M19,21  M22,24  M23,25  to the outputs. 
Assuming matching between transistors, the output 
differential current Iout = Ioutput1 - Ioutput4 = Ioutput2 - Ioutput3. The 
OTA uses two series−connected MOS transistors MR1 and 
MR2 in triode region [6, 8], as source degeneration resistors. 
The gate voltages of MR1 and MR2 are connected to the 
separate source followers M9 and M8 biased with a control 
current I1, so that both DC level shifts are identical, and 
tuning is obtained via I1 without disturbing the bias current 
of the input stage. 
 
Figure 1 Fully-balanced OTA 
The channel length used for these devices is the minimum 
length allowed by the process and the channel widths are 
listed as: M1−M5, 15µm; M6, M7, 30µm; M8, M9, 10µm; 
M10−M17, 25µm; M18−M25, 9µm; MR1, MR2, 90µm. It is 
worth mentioning that the geometry of the input devices also 
affects the DC transconductance value, and these are usually 
designed to be large in order to improve matching of 
threshold voltage VT and K between the transconductance 
stages. The drain current of MOS transistors MR1 and MR2 in 
triode region is given by:  
IR1, 2 = K [(VGS - VT)Vds-Vds2/2]                     (1) 
Where K=0.5µnCox(W/L) is the N−type transconductance 
parameter, and µn, Cox, W and L are mobility, oxide 
capacitance per unit area, and channel width and length 
respectively. Then:  
Iout = Ioutput1 - Ioutput3 = IR1, 2 - (- IR1, 2) 
                      = 2IR1, 2                                                     (2)                                                             
By substituting (2) into (1) we get: 
Iout = 2K [(VGS−VT)Vds−1/2Vds2]                   (3) 
Note that Vds ∝ Vid, therefore, we get: 
Iout ∝ K[(VGS−VT)Vid] = gm·Vid                   (4) 
Where Vid = Vinput - Vinput2, Vid is the differential input voltage 
and gm is the DC transconductance of the MO-OTA given 
by: 
gm ∝ K·VB                                    (5) 
Where VB=VGS - VT. From (2) and (4), we can see that the 
MO-OTA exhibits a linear V−I characteristic with the 
assumptions made. However, in practice, second−order 
effects such as body effects, mobility reduction, and channel 
length modulation will degrade the V−I function of the 
MO−OTA. Equation (5) shows that the transconductance 
value can be controlled by varying the bias voltage VB. Thus, 
the allowed values of VB determine the achievable 
transconductance tuning range. Figure 2 shows the simulated 
gm characteristic of the MO−OTA, with the OTA outputs 
terminated by a short−circuit load, for different bias current 
I1.   
 
Figure 2 Simulated DC transconductance 
The transconductance turning range is from 314µS to 
1030µS, corresponding to values of I1 from 1µA to 150µA. 
The transconductance range is about 1:3.3, which is suited to 
HDD applications. Simulation of OTA open−circuit response 
with varying tuning currents is shown in Figure 3. The 
simulated 3dB cut−off frequencies of the OTA cell are about 
612MHz and 652MHz for the minimum and maximum bias 
current, respectively. The DC gain is around 20dB, which is 
adequate for low−Q applications. 
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Figure 3 Simulated frequency response of OTA 
III. FILTER ARCHITECTURE AND SYNTHESIS    
The normalized characteristic of a seventh−order low 
pass equiripple linear phase filter with real zeros (3dB gain 
boost) at the cut−off frequency is given by: 
                       Hd(s) = (s2-1)/D(s)                              (6) 
With 
D(s) = 0.055617s7 + 0.291094s6 + 1.095656s5 + 
2.554179s4 + 4.255922s3 + 4.676709s2 + 3.176156s + 1 
The fully balanced realization of the function in (6) using the 
current−mode FLF structure with output summation OTAs is 
shown in Figure 4. The overall transfer function of the circuit 
can be derived as  
H(s) = Iout/Iin = N(s)/D(s)                       (7)           
Where 
N(s) = β5τ6τ7s2 + β7 
D(s) = τ1τ2τ3τ4τ5τ6τ7s7 + τ2τ3τ4τ5τ6τ7s6 + τ3τ4τ5τ6τ7s5 + 
τ4τ5τ6τ7s4 + τ5τ6τ7s3 + τ6τ7s2 +τ7s + 1 
The design formulae for the equalizer can be attained by 
coefficient matching between (6) and (7) [9, 10].   
τ1 = B7/B6, τ2 = B6/B5, τ3 = B5/B4, τ4 = B4/B3, τ5 = B3/B2, 
τ6 = B2/B1, τ7 = B1, β5 = 1/B2, β7 = 1 
The resulting pole and zero parameters are: 
τ1=0.19106,τ2=0.26568, τ3=0.42897,τ4=0.60015, 
τ5=0.91002,τ6=1.47244,τ7=3.17616, 
                                   β5=0.213826, β7=1                           (8)                            
The equalizer is designed with identical unit OTAs using the 
CMOS OTA cell in Figure 1, with selected transconductance 
gm of 800µS, to improve OTA matching and facilitate design 
automation. The cut−off frequency of the equalizer is chosen 
as 150 MHz. Using the computed parameter values in (8), 
the capacitor values can be calculated, but the parasitic 
capacitance must also be taken into account. For the circuit 
of Figure 1, the parasitic capacitance is about 0.2pF. The 
capacitance values are recalculated below: 
C1=C8=0.2865pF, C2=C9=0.4765pF, C3=C10=0.8924pF,    
C4=C11=1.3283pF, C5=C12=2.3173pF, C6=C13=3.7495pF, 
C7=C14=7.888pF.                                 
 
Figure 4 Seventh−order current−mode FLF OTA−C equalizer with output 
summation OTA network 
IV. SIMULATION RESULTS 
The circuit was designed and simulated using BSIM 3v3 
Spice models for a TSMC 0.18µm CMOS process available 
from MOSIS [11]. Figure 5 shows the magnitude response of 
the filter with and without the gain boost. As can be seen 
from Figure 5, the gain boost of the filter is about 5dB. By 
varying the bias current I1 of the unit OTA cell, the tuning 
range of cut−off frequency without gain boost is 
55−160MHz. The maximum total power consumption of the 
filter is about 15mW at 160MHz cut−off frequency for a 
single 2V power supply.  
 
Figure 5 Simulated magnitude response of the filter without and with 
gain boost 
The filter phase response with and without gain boost are 
fairly linear, as can be seen from Figure 6; the group delay 
has very small variation up to the cut−off frequency and it is 
shown that the gain boost has minimal effect on the group 
delay ripple of filter, with two real zeros added into the filter 
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response. The filter’s group delay ripple for 0 ≤ f ≤ fc is 
approximately 4% with the group delay below ±250ps over 
the whole tuning range. This is well within the limit of the 
read channel filter specification. Simulation of the filter has 
shown a total harmonic distortion (THD) of less than 1% 
with a single tone of 45µA at 10MHz. The dynamic range is 
about 42dB and 45dB at fc =55MHz and 160MHz, 
respectively. 
 
Figure 6 Simulated group delay response at fc=50MHz and 160MHz 
Results from this work and some previous designs are 
summarized in Table 1. The performance of the filter offers 
significant improvements; especially the power consumption 
is much smaller than the other designs, making the presented 
filter well suitable for portable electronics products. 
V. CONCLUSIONS 
This paper has described a 150MHz current−mode 
fully−balanced seventh−order linear phase low-pass filter 
based on the follow−the−leader−feedback (FLF) architecture, 
applied to a hard disk drive read channel. A linear two-stage 
OTA based on source degeneration topology with a typically 
large transconductance has been used. Simulation results 
using 2V 0.18µm CMOS show that group delay ripple is 
around 4%; the power consumption of proposed filter is  
9mW at fc = 55MHz and 15mW at fc = 160MHz. The tuning 
range is from 55MHz to 160MHz. These results have shown 
that the MLF FLF filter is well suited to HDD applications. 
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Table 1 COMPARISON WITH OTHER 7TH-ORDER FILTER DESIGNS 
 
 
GDR = group delay ripple; DR = dynamic range; PC = power consumption 
VM = voltage−mode; CM = current−mode  
Parameters               Specifications     
Reference [1] [2] [3] [5] This work 
Filter_Conf. Cascade VM LF VM LF Cascade CM FLF 
Range MHz 30-120 8-32 50-150 150-250 55-160 
GDR 3% 7% 4.50% 4% 4% 
DR 45dB 55dB 65dB 50dB 45dB 
PC mW 120 322 216 60 9 
P. Supply 2.5V 5V 2.5V 3V 2V 
CMOS 
Tech. 0.25um 0.25um 0.25um 0.35um 0.18um 
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